





معماری کامپیوتر

جلسه سوم: یادآوری مباحث از مدار منطقی از مالتی پلکسر تا انتهای فصل دو



- 
- مالتی پلکسر
 - پیاده سازی با مالتی پلکسر
 - رجیستر
 - شمارنده
 - واحد حافظه
 - تمرینات مهم فصل دو



مالتی پلکسر

Figure 2-4 4-to-1-line multiplexer.






TABLE 2-3 Function Table for 4-to-1-Line Multiplexer


Select		Output
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



پیاده سازی توابع با مالتی پلکسر

مثال تابع $f(a, b, c) = \sum m(0,1,4,7)$
را با یک مالتی پلکسر ۴:۱ پیاده سازی کنید.





مالتی پلکسر چہار کانالہ





Figure 2-5 Quadropole 2-to-1 line multiplexers.



رجیسترها (ثبات ها)







Figure 2-8 4-bit shift register.








TABLE 2-4 Function Table for Register of Fig. 2-9

Mode control		Register operation
S_1	S_0	
0	0	No change
0	1	Shift right (down)
1	0	Shift left (up)
1	1	Parallel load











Figure 2-9 Bidirectional shift register with parallel load.







S1	S0	function
0	0	hold
0	1	load
1	0	toggle
1	1	left shift





شمارنده نزولی











شمارنده آسنکرون








Figure 2-13 Block diagram of read only memory (ROM).



لیست تمرین های مهم فصل دو

- ۳ •
- ۴ •
- ۷ •
- ۱۲ •
- ۱۹ •
- ۲۲ •

