





معماری کامپیوتر

جلسه چهارم: زبان انتقال بین ثبات ها  
فصل چهارم کتاب موريس مانو - طراحی واحد محاسبه و منطق




- 
- زبان انتقال بین ثبات ها
  - گذرگاه داده
  - بافر سه حالته
  - عملگرهای حسابی
  - جمع و تفریق کننده
  - واحد محاسبه
  - واحد منطق
  - عملیات شیفت




## زبان انتقال بين ثبات ها

$$R2 \leftarrow R1$$


If ( $P = 1$ ) then ( $R2 \leftarrow R1$ )     $P: R2 \leftarrow R1$




(a) Register  $R$



(b) Showing individual bits




(c) Numbering of bits




(d) Divided into two parts

Figure 4-1 Block diagram of register.





## زبان انتقال بین ثبات ها با توجه به پالس ساعت

Figure 4-2 Transfer from R1 to R2 when  $P = 1$ .



(a) Block diagram






## جدول زبان انتقال بین ثبات ها

TABLE 4-1 Basic Symbols for Register Transfers

Symbol	Description	Examples
Letters (and numerals)	Denotes a register	$MAR, R2$
Parentheses ( )	Denotes a part of a register	$R2(0-7), R2(L)$
Arrow $\leftarrow$	Denotes transfer of information	$R2 \leftarrow R1$
Comma ,	Separates two microoperations	$R2 \leftarrow R1, R1 \leftarrow R2$

T:  $R2 \leftarrow R1, R1 \leftarrow R2$



# گذرگاه داده

Figure 4-3 Bus system for four registers.





TABLE 4-2 Function Table for Bus of Fig. 4-3

$S_1$	$S_0$	Register selected
0	0	A
0	1	B
1	0	C
1	1	D



## بافر سه حالتہ

Figure 4-4 Graphic symbols for three-state buffer.







Figure 4-5 Bus line with three state-buffers.



## جدول عملگرهای حسابی

TABLE 4-3 Arithmetic Microoperations

Symbolic designation	Description
$R3 \leftarrow R1 + R2$	Contents of $R1$ plus $R2$ transferred to $R3$
$R3 \leftarrow R1 - R2$	Contents of $R1$ minus $R2$ transferred to $R3$
$R2 \leftarrow \overline{R2}$	Complement the contents of $R2$ (1's complement)
$R2 \leftarrow \overline{R2} + 1$	2's complement the contents of $R2$ (negate)
$R3 \leftarrow R1 + \overline{R2} + 1$	$R1$ plus the 2's complement of $R2$ (subtraction)
$R1 \leftarrow R1 + 1$	Increment the contents of $R1$ by one
$R1 \leftarrow R1 - 1$	Decrement the contents of $R1$ by one



# جمع و تفریق کننده




Figure 4-6 4-bit binary adder.








Figure 4-7 4-bit adder-subtractor.



# واحد محاسبه







# واحد محاسبه




Figure 4-9 4-bit arithmetic circuit.




TABLE 4-4 Arithmetic Circuit Function Table

Select			Input $Y$	Output $D = A + Y + C_{in}$	Microoperation
$S_1$	$S_0$	$C_{in}$			
0	0	0	$B$	$D = A + B$	Add
0	0	1	$B$	$D = A + B + 1$	Add with carry
0	1	0	$\bar{B}$	$D = A + \bar{B}$	Subtract with borrow
0	1	1	$\bar{B}$	$D = A + \bar{B} + 1$	Subtract
1	0	0	0	$D = A$	Transfer $A$
1	0	1	0	$D = A + 1$	Increment $A$
1	1	0	1	$D = A - 1$	Decrement $A$
1	1	1	1	$D = A$	Transfer $A$








TABLE 4-6 Sixteen Logic Microoperations

Boolean function	Microoperation	Name
$F_0 = 0$	$F \leftarrow 0$	Clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = xy'$	$F \leftarrow A \wedge \bar{B}$	
$F_3 = x$	$F \leftarrow A$	Transfer $A$
$F_4 = x'y$	$F \leftarrow \bar{A} \wedge B$	
$F_5 = y$	$F \leftarrow B$	Transfer $B$
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x + y$	$F \leftarrow A \vee B$	OR
$F_8 = (x + y)'$	$F \leftarrow \overline{A \vee B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \overline{A \oplus B}$	Exclusive-NOR
$F_{10} = y'$	$F \leftarrow \bar{B}$	Complement $B$
$F_{11} = x + y'$	$F \leftarrow A \vee \bar{B}$	
$F_{12} = x'$	$F \leftarrow \bar{A}$	Complement $A$
$F_{13} = x' + y$	$F \leftarrow \bar{A} \vee B$	
$F_{14} = (xy)'$	$F \leftarrow \overline{A \wedge B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all 1's}$	Set to all 1's



Figure 4-10 One stage of logic circuit.






<i><b>selective-set</b></i>	1010	A before
	<u>1100</u>	B (logic operand)
	1110	A after

---

<i><b>selective-complement</b></i>	1010	A before
	<u>1100</u>	B (logic operand)
	0110	A after

---

<i><b>selective-clear</b></i>	1010	A before
	<u>1100</u>	B (logic operand)
	0010	A after




0110	1010	<i>A</i> before
0000	1111	<i>B</i> (mask)
<u>0000</u>	<u>1010</u>	
0000	1010	<i>A</i> after masking

---

0000	1010	<i>A</i> before
1001	0000	<i>B</i> (insert)
<u>1001</u>	<u>1010</u>	
1001	1010	<i>A</i> after insertion

---


1010	<i>A</i>
<u>1010</u>	<i>B</i>
0000	$A \leftarrow A \oplus B$





**TABLE 4-7** Shift Microoperations

$R1 \leftarrow \text{shl } R1$   
 $R2 \leftarrow \text{shr } R2$

Symbolic designation	Description
$R \leftarrow \text{shl } R$	Shift-left register $R$
$R \leftarrow \text{shr } R$	Shift-right register $R$
$R \leftarrow \text{cil } R$	Circular shift-left register $R$
$R \leftarrow \text{cir } R$	Circular shift-right register $R$
$R \leftarrow \text{ashl } R$	Arithmetic shift-left $R$
$R \leftarrow \text{ashr } R$	Arithmetic shift-right $R$






**Figure 4-11** Arithmetic shift right.



Function table


Select	Output			
	$H_0$	$H_1$	$H_2$	$H_3$
0	$I_R$	$A_0$	$A_1$	$A_2$
1	$A_1$	$A_2$	$A_3$	$I_L$





**TABLE 4-8** Function Table for Arithmetic Logic Shift Unit

Operation select					Operation	Function
$S_3$	$S_2$	$S_1$	$S_0$	$C_{in}$		
0	0	0	0	0	$F = A$	Transfer $A$
0	0	0	0	1	$F = A + 1$	Increment $A$
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A + \overline{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \overline{B} + 1$	Subtraction
0	0	1	1	0	$F = A - 1$	Decrement $A$
0	0	1	1	1	$F = A$	Transfer $A$
0	1	0	0	x	$F = A \wedge B$	AND
0	1	0	1	x	$F = A \vee B$	OR
0	1	1	0	x	$F = A \oplus B$	XOR
0	1	1	1	x	$F = \overline{A}$	Complement $A$
1	0	x	x	x	$F = shr A$	Shift right $A$ into $F$
1	1	x	x	x	$F = shl A$	Shift left $A$ into $F$



## لیست تمرین های مهم فصل چهار

- |      |     |
|------|-----|
| ۸ •  | ۱ • |
| ۱۰ • | ۲ • |
| ۱۲ • | ۳ • |
| ۱۵ • | ۴ • |
| ۱۷ • | ۵ • |
|      | ۷ • |

